JPH0486940U - - Google Patents
Info
- Publication number
- JPH0486940U JPH0486940U JP12871490U JP12871490U JPH0486940U JP H0486940 U JPH0486940 U JP H0486940U JP 12871490 U JP12871490 U JP 12871490U JP 12871490 U JP12871490 U JP 12871490U JP H0486940 U JPH0486940 U JP H0486940U
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- computer
- output
- data
- data output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Debugging And Monitoring (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12871490U JPH0486940U (en]) | 1990-11-30 | 1990-11-30 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12871490U JPH0486940U (en]) | 1990-11-30 | 1990-11-30 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0486940U true JPH0486940U (en]) | 1992-07-28 |
Family
ID=31876160
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12871490U Pending JPH0486940U (en]) | 1990-11-30 | 1990-11-30 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0486940U (en]) |
-
1990
- 1990-11-30 JP JP12871490U patent/JPH0486940U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS61166653A (ja) | アドレス変換エラー処理方法 | |
JPH0486940U (en]) | ||
JPH0486939U (en]) | ||
JPH0478646U (en]) | ||
JPS6296744U (en]) | ||
JP2562486B2 (ja) | データ処理装置エラー処理方式 | |
JPH0482729U (en]) | ||
EP0391537A3 (en) | Lock converting bus-to-bus interface system | |
JPH01232452A (ja) | ワンチッププロセッサ | |
JPS62117648U (en]) | ||
JPH04297938A (ja) | メモリ保護回路 | |
JPH0482731U (en]) | ||
JPH0482730U (en]) | ||
JP2847741B2 (ja) | マイクロコンピュータ | |
JPS63156261A (ja) | メモリアクセス条件の判定方式 | |
JPH0397746U (en]) | ||
JPS59161600U (ja) | メモリへの不正書込み防止回路 | |
JPH0478644U (en]) | ||
JPH0350262U (en]) | ||
JPH0486942U (en]) | ||
JPH03100906U (en]) | ||
JPS60230242A (ja) | リセツト要因判別方式 | |
JPS62184549A (ja) | 共有メモリ占有機能付端末装置 | |
KR930014039A (ko) | 계층적 캐시 시스템의 보조캐시 제어기 | |
JPH06149677A (ja) | キャッシュメモリシステム |